Abstract
well as its radiation hardness. Since the total collected charge from minimum ionizing particle (MIP) for the CMOS sensor is ten times lower than for a conventional planar sensor, it is crucial to integrate a low noise built-in amplifier on the sensor chip to improve the signal to noise ratio of the system. As part of the investigation for the ATLAS strip detector upgrade, a test chip that comprises several pixel arrays with different geometry, as well as standalone built-in amplifiers and built-in amplifiers in pixel arrays has been fabricated in a 0.35 µm high-voltage CMOS process. Measurements of the gain and the noise of both the standalone amplifiers and built-in amplifiers in pixel arrays were performed before and after gamma radiation of up to 60 Mrad. Of special interest is the variation of the noise as a function of the sensor capacitance. We optimized the configuration of the amplifier for a fast rise time to adapt to the LHC bunch crossing period of 25 ns, and measured the timing characteristics including jitter. to small feature size, this technology has the potential to be radiation hard.
58
The cost of CMOS sensor fabrication has the potential to be significantly less (including built-in amplifier) and comparators.
76
The digital encoding is performed at the periphery of the CMOS chip.
77
There is a hit encoding structure manages hits on each strip. 
CMOS test chips

89
Another test chip HV-CHESS1 contains several pixel matrices with differ-90 ent geometry, as well as built-in amplifier and stand-alone amplifier arrays.
91
It permits pixel geometry optimization and characterization of a standalone 92 built-in amplifier. A photo of HV-CHESS1 is shown in Fig. 2 (a) , and the 93 layout of HV-CHESS1 is shown in Fig. 2 (b) . the radiation hardness of the electronics on CMOS chips, two type of NMOS 98 transistor on HVStrip1 chip, as shown in Fig. 3 , have been designed . The 99 first one is a conventional linear transistor, while the other is designed in a 100 circular (or enclosed) configuration which is expected to be radiation hard.
101
To test the radidation hardness, HVstrip1 chips were exposed to X-rays built-in calibration capacitor (50 f F ). The amplifier output pulse shape for 120 different input signals is shown in Fig. 4 .
121
Based on the amplifier output pulse shape, the response curve of this 122 standalone built-in amplifier is characterized and shown in Fig. 5 (a) . Total 123 collected charge from a MIP in a HV-CMOS sensor is more than 1500 e − .
124
According to the response curve, the gain of this built-in amplifier is about for 1500 e − input charge is less than 400 ns. Since there are 32 pixels in one 147 strip in a full-size CMOS sensor, the effective dead time for a strip is 12.5 ns. 
164
The circular layout transistors are tested, and the results verify their 165 radiation hardness, fulfilling the requirements of HL-LHC operations.
166
The standalone built-in amplifier in the CMOS test chips has been char-167 acterized. The uncertainty due to timing jitter and time walk effect is about 168 5 ns level, which is within a single LHC bunch crossing resolution (25 ns).
169
The gain of the built-in amplifier is verified to be sufficient to readout small 170 signal (1500 e − ), which is the lower limit of MIP signal from active pixel.
171
A prototype of a full-size strip sensor with fully digital readout is being 172 developed. It will be fabricated in the next few months, and the readout 173 architecture will be tested next year. 
